This paper presents a low-power reference voltage buffer with fast load transient response that can be used to drive capacitive loads. The circuit is based on an improved replica-biasing source follower structure that combines the high precision of the closed loop and the high bandwidth of the open loop, and it meets the requirements of high precision, fast load transient response for a sigma-delta modulator. The proposed circuit is implemented in 0.18 µm CMOS technology provided by Semiconductor Manufacturing International Corp. (SMIC). The reference voltage buffer is combined with a sigma-delta modulator. The result shows that when the load capacitor is 10 pF, the settle time is 134 ns, the quiescent current is 81.5 µA, and the chip area is 117 µm × 220 µm.
Introduction
An analog-to-Digital Converter (ADC) is usually applied to convert a continuous analog signal to a discrete digital signal [1] . Most of the ADC's conversion process requires a reference voltage buffer (RVB) with drive capability to provide a reference voltage V ref [2] . Fig. 1 shows an RVB applied in a discrete time (DT) sigma-delta modulator. The load of RVB is the sampling capacitor of the sigma-delta modulator under the control of a switch. The frequency of the switch is equal to the sampling frequency. The sampling capacitor C S is determined by the modulator system performance. The output voltage of RVB V out must be stable within a half sampling period. This paper presents a new RVB applied to audio DT sigma-delta ADC, whose sampling frequency is 2.4 MHz. Considering the need of audio applications, the design requirement of the RVB is shown in Table I [3] .
Most of the RVB is a low-dropout regulator (LDO) with a large off-chip capacitor [4] . An off-chip capacitor is much larger than an on-chip load capacitor. When the load changes, the off-chip capacitor charges its load rapidly, which means fast response. However, this way not only requires extra pins, but it also needs an extra off-chip capacitor, which is harmful to system integration. Some of the RVB is an LDO without an off-chip capacitor [5] . But it is difficult to make the system stable, and the circuit consumes a larger static current to achieve fast response.
To solve these problems, this paper proposes an improved replica-biasing source-follower structure RVB without an off-chip capacitor. The proposed circuit combines the high precision of the closed loop and the high bandwidth of the open loop, and is especially suitable for a DT sigma-delta modulator.
The remainder of this paper is organized as follows. Section II compares several conventional RVBs. Section III proposes the new RVB, points out its advantages, and describes its design in detail. Section IV shows the method and the result of the chip test, and conclusions will be discussed in section V. [6] . Fig. 2(a) shows an RVB with a source-follower output. This circuit has a faster transient response than others due to the small output impedance of M 0 . Since the drain voltage of M 0 is the supply voltage V DD , and M 0 is in the saturation zone, the power supply rejection ratio (PSRR) in high frequencies is great. But in this application, V DD is only 1.8 V, V out is 1.6 V, and the typical threshold voltage of M 0 , V th , is 0.4-0.5 V. The gate voltage of M 0 must be larger than V DD to keep working, which is not suitable for this application. Fig. 2(b) shows an LDO structure [7, 8] . Compared to the circuit in Fig. 1(a) , this circuit can increase the V out by V th . However, the closed-loop bandwidth of the op-amp results in low load regulation. Fig. 2(c) shows the RVB with a replica-biasing source follower [9] . M 1 clamps to V out to achieve higher precision, whereas M 0 connects to V out by an open loop to achieve higher bandwidth. Although this circuit has a higher bandwidth and fast response, the output voltage of the circuit is limited, as the circuit in Fig. 2(a) .
Conventional reference voltage buffer topology
In summary, no existing topology offers fast response, fast load regulation, and high output voltage.
Circuit design
According to the application, this paper proposes an improved replica-biasing source-follower-structure RVB without an off-chip capacitor. As shown in Fig. 3 , the circuit contains two parts. One is the closed-loop structure consisting of an error amplifier (EA) and source-follower unit b0, and the other is the open-loop structure consisting of an EA and source-follower unit b1∼bn, where b1∼bn are exactly the same as b0. The number of unit can be changed with load. If RVB is applied to other sigma-delta modulator, changing the number of unit can make RVB work.
The proposed circuit is applied to an audio sigma-delta modulator, which needs fast transient load response but is not sensitive to absolute accuracy of the reference voltage. So, the proposed circuit employs an ordinary single-stage op amp as an EA to save power consumption. In source-follower unit b0, V b is the biasing voltage, V c is the output voltage of the EA and the gate voltage of M1, and I SS is a constant current source. V b is used to decide the drain voltage of M1, since the current through M1 is constant, the V out 0 can be more precise. M3 and M4 have the same gate voltage and source voltage, the current, though M3 and M4 is under the control of the width-to-length ratio of M3 and M4. To save power consumption, the current ratio of M3 and M4 is N:1.
In a closed-loop structure, the output voltage of b0, V out 0 , is equal to V ref due to the EA. In an open-loop structure, since b0 and b1∼bn have the same input voltage V c , the output voltage V out is exactly equal to V ref . When the load changes periodically, V c can remain stable because it is under the control of the closedloop structure. V c controls b1∼bn to change with the load, which makes restores V out to V ref quickly and achieves a fast load response. Since the load only connects to the open-loop structure, the proposed circuit gets a higher bandwidth with the same current, which has an obvious advantage in lower power.
In the proposed circuit, only a stable closed-loop structure can attain a stable output voltage. In a closed-loop structure, the EA is a single-stage amplifier with a large output impedance, and it can be considered a single-pole system [10] . The output of source-follower V out 0 is a sub-pole since its output impedance is small. It should be noted that the mirror pole at M4 may affect system stability, which can be eliminated by adjusting N or by adding a small capacitor at the gate of M1.
In this paper, the source-follower unit uses a standardized design, and the load transient response is under the control of a number of source-follower units. The system can limit the settle time to less than 208 ns. The proposed circuit is highly versatile. The chip photo of the RVB is marked in Fig. 4. Fig. 5 shows the schematic of the chip test, where the RVB and sigma-delta modulator are integrated in the same chip. During the test, the output of the RVB is shorted with the reference voltage input of the sigma-delta modulator.
To prevent interference from test conditions, a voltage buffer is connected at the test end. The voltage buffer employs an ADA4805 from Analog Devices, Inc. (ADI). Its input impedance is 50 MΩ, so that the conditions of the open-and closed-loop structures are the same. Its input capacitor is 1 pF, so that the input capacitor has almost no effect on the load transient response of the RVB. Fig. 6 shows the load transient response. As shown in the figure, V out is 1.61 V, and it can completely charge and discharge the sampling capacitor within half of the sampling period, which fully achieves the expectation of this application. Fig. 7 shows another chip test method. The TPS7300 is a typical high-performance LDO from Texas Instruments (TI), and its output must be connected to a 10 µF off-chip capacitor. When one switches on SW1, the TPS7300 generates a reference voltage to the sigma-delta modulator to test the sigma-delta modulator performance. This is a typical test method for a sigma-delta modulator [11] . When we switch on SW2, the proposed circuit is connected to the sigma-delta modulator. Compared with the test results of the sigma-delta modulator, the signal-to-noise ratio (SNR) is only less than 2.1 dB, since TPS7300 is connected to a 10 µF off-chip capacitor, which indicates that the proposed RVB achieves its design target. Table II summarizes the basic performance of this proposed RVB. 
Conclusion
This paper analyzes the advantages and disadvantages of three typical RVBs, and proposes an improved replica-biasing source follower structure RVB without an off-chip capacitor for a sigma-delta modulator. The proposed circuit combines the high precision of the closed loop and the high bandwidth of the open loop, achieves a high output voltage and fast load transient response, and meets the requirements of the sigma-delta modulator. The proposed circuit is implemented in 0.18 µm CMOS technology provided by Semiconductor Manufacturing International Corp. (SMIC). The result shows that V out is 1.61 V, V DD is 1.8 V, the quiescent current is 81.5 µA, and the settle time is 134 ns, with a load capacitor of 10 pF and a chip area of 117 m Â 220 m. 
